|
发表于: 2020-4-9 13:21:54
|
显示全部楼层
Message from a friend
Colleagues, if there is an opportunity to reach out to Chinese programmers, then please inform them that the Giantec GT34C04 chip supported by the subject for a year has not been provided with an erase and overwrite function. That is, the CSWP (Clear Software Write Protection) command, whose binary identifier is 0110b, is not implemented
and applying a high voltage level VHV (range 7-10 V) to the address pin SA0 of the SPD chip.
The duration of the VHV level retention is from 600 to 1200 ms, depending on the EPROM model.
In this case, the voltage level Vcc is supplied to the address output SA1 within the normal range for this model. Typically, this range is 1.7–5.5 V.
The last address pin SA2 is grounded.
What is it? Lack of 12V on the power connector of the programmer or the jamb of the developer? |
|